Regviz

Alif Semiconductor /AE512F80F55D5AS_CM55_HE_View /LPGPIO /GPIO_INT_POLARITY

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPIO_INT_POLARITY

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE512F80F55D5AS_CM55_HE_View/LPGPIO/GPIO_INT_POLARITY#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Val_0x0)GPIO_INT_POLARITY

GPIO_INT_POLARITY=Val_0x0

Description

GPIO Port Interrupt Polarity Register

Fields

GPIO_INT_POLARITY

Writing a 0 to a bit of this field configures the interrupt type to Falling edge or Active-low sensitive. Otherwise, it is Rising edge or Active-high sensitive.

0 (Val_0x0): Active-low polarity / Falling edge

1 (Val_0x1): Active-high polarity / Rising edge

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data